Syllabus for the Subject: Digital System Design Using VHDL/Verilog (ECD14)

Posted byabhayep03 Leave a comment on Syllabus for the Subject: Digital System Design Using VHDL/Verilog (ECD14)
ecd14_syllabusDownload

In the semester from July 2019 to November 2019, I will be teaching this subject. Please find the attached syllabus.

Leave a comment

Design a site like this with WordPress.com
Get started